native
0.0.1
Vectors, masks and wide register packs for C++26
Main Page
Related Pages
Topics
Modules
Namespaces
Concepts
Classes
Files
Loading...
Searching...
No Matches
Topics
Here is a list of all topics with brief descriptions:
ARM
AES
BF16
CRC
DotProd
FCMA
FHM
Feature detection
I8MM
JSCVT
NEON
PMULL
RDM
SHA
SM3
SM4
Attributes
Attribute Detection
Macros for determining supported attributes
CUDA
Calling Conventions
Alternative calling conventions
Control Flow
Function Multi-Versioning
Attributes for function multiversioning
Handles
Handles are a way to identify resources like files, sockets, and processes
Initialization
Inlining Control
Attributes that control inlining behavior
Linkage Control
See
Explicit Template Instantiation
for more
Explicit Template Instantiation
Attributes that can control explicit template instantiation
Memory Alignment
See also
native_alloc_align
Memory Allocation
Null Safety
Object Lifetimes
Performance Constraints
Purity
String Safety
Thread Safety
These are supported by
-Wthread-safety
Typestate Analysis
Enabled in
clang
by passing
-fsanitize=consumed
C allocation and mapping ownership
Interned static strings
Masks and selection
Numerics
Raw vector math
Types
Vector memory
Vectors and ISA values
WebAssembly
Feature detection
Relaxed SIMD
SIMD128
Wide register packs
x86
ADX
AES
AVX-512BITALG
AVX-512CD
AVX-512VBMI
AVX-512VBMI2
AVX-512VPOPCNTDQ
AVX-IFMA / AVX-512IFMA
AVX-NE-CONVERT
AVX-VNNI / AVX-512VNNI
AVX2 / AVX-512 gather and scatter
BMI1
BMI2
CRC32C
F16C
Feature detection
GFNI
LZCNT
MWAITX
PCLMULQDQ
POPCNT
SHA
SHA512
SM3
SM4
VAES
VPCLMULQDQ
WAITPKG
Waiting helpers
Generated by
1.18.0