native 0.0.1
Vectors, masks and wide register packs for C++26
Loading...
Searching...
No Matches
Topics
Here is a list of all topics with brief descriptions:
 ARM
  AES
  BF16
  CRC
  DotProd
  FCMA
  FHM
  Feature detection
  I8MM
  JSCVT
  NEON
  PMULL
  RDM
  SHA
  SM3
  SM4
 Attributes
  Attribute DetectionMacros for determining supported attributes
  CUDA
  Calling ConventionsAlternative calling conventions
  Control Flow
  Function Multi-VersioningAttributes for function multiversioning
  HandlesHandles are a way to identify resources like files, sockets, and processes
  Initialization
  Inlining ControlAttributes that control inlining behavior
  Linkage ControlSee Explicit Template Instantiation for more
   Explicit Template InstantiationAttributes that can control explicit template instantiation
  Memory AlignmentSee also native_alloc_align
  Memory Allocation
  Null Safety
  Object Lifetimes
  Performance Constraints
  Purity
  String Safety
  Thread SafetyThese are supported by -Wthread-safety
  Typestate AnalysisEnabled in clang by passing -fsanitize=consumed
 C allocation and mapping ownership
 Interned static strings
 Masks and selection
 Numerics
 Raw vector math
 Types
 Vector memory
 Vectors and ISA values
 WebAssembly
  Feature detection
  Relaxed SIMD
  SIMD128
 Wide register packs
 x86
  ADX
  AES
  AVX-512BITALG
  AVX-512CD
  AVX-512VBMI
  AVX-512VBMI2
  AVX-512VPOPCNTDQ
  AVX-IFMA / AVX-512IFMA
  AVX-NE-CONVERT
  AVX-VNNI / AVX-512VNNI
  AVX2 / AVX-512 gather and scatter
  BMI1
  BMI2
  CRC32C
  F16C
  Feature detection
  GFNI
  LZCNT
  MWAITX
  PCLMULQDQ
  POPCNT
  SHA
  SHA512
  SM3
  SM4
  VAES
  VPCLMULQDQ
  WAITPKG
  Waiting helpers